Abstract
of the functionality for possessing a standalone 2D block of pixels. These stacks would then be assembled presumably by the same or similar 3D technique onto a "motherboard" carrier in close proximity to one another. Figure 1 illustrates a demonstration version of this assembly.
Figure 1: Wafer Scale Focal Plane Demo Cartoon
This approach assumes that by keeping the motherboard simple, high wafer scale yields could be achieved. It also assumes adequate testing to ensure known good die stacks for the assembly. The small 4x4 array chosen for the demonstration simplifies the overall task, but retains proof of all of the needed processes, including stack construction, stack assembly to wafer, a 4-side abutable design with close proximity placement, and a scaleable approach.
Key to the success of this or any other assembly depends on the determination of the following factors:
 What wafer process yields are required?  What is the optimum die size?  How many layers could be stacked?  Would test coverage is needed?  Will the final assembly have acceptable yield?  How extendable is the concept?
Model Variables
Model variables were defined for each of the factors of interest in the model definition.
Wafer Defect Density, D 0 Two models are commonly considered to provide good first order estimates for determining die yields, given in Equation 1 and Equation 2.
The Seeds model is empirically derived and generally considered a more conservative estimate. The more advanced Murphy model has lower yield at larger D0 values and greater yield at lower D0 representative of yield learning that comes with process maturity, typical of process production. Both models rely on knowledge of die area and process defeat density.
Since the modeling objective is to predict trends versus absolute numbers, the actual defect yield model contributes little significance to the actual results. Comparisons were made between the two, but the simpler Seeds model was found to be sufficient for the purposes of this work.
More important to the model outcome is the determination of D 0 requirements. It is easy to assume overly optimistic wafer yields given modern processing facilities. But wafer yields depend strongly on the design being fabricated. [2] DRAM facilities enjoy the highest yields since their process ideally targets a single repetitive design per fab line. A process line for a single irregular design, such as a highvolume X86 processor, would generally have a degraded defect density. An ASIC process line typically suffers greater degraded processing due to variances in the design pushing manufacturing tolerances. Development facilities, common to the processing of prototype or exploratory designs such as the focal plane of discussion, typically experience even worse defect density. Therefore, for comparison, the model used a range of values to envelop everything from the most optimistic processing to the realistic scenario of development facilities.
Die Size
Die Size impacts yield in multiple ways making its optimization one of the harder determinations without a model. Picking too small a die size increases die yield but simultaneously drives up the number of die stacks per assembly and number of assembly operations. In contrast selecting too large a die would limit die and stack yields. Die size also impacts the number of die per wafer. Die sizes ranging from medium to very large were selected for the model. The notion of small die was eliminated from consideration on the basis of extending the design to larger scale.
Number of Layers Stacked
Obviously the number of layers stacked directly impacts yield, but the number of layers also directly correlates to circuit design partitioning, number of interconnects, and other circuit design optimization factors. So knowing an optimum for the number of layers early in the design helps determine such circuit design trades.
Stack Sort Methods
Similar to the investigations of others [3] , of primary interest in model development was knowing whether some form of optimization of assembly would significantly impact yield. Secondly, what level of difficulty is associated with the optimization. To help determine this, three methods of wafer sort were modeled. all wafers in a lot. This is a non-exhaustive solution as any given set of wafers could yield more than one maximum, but it is assumed good enough, particularly relative to the low level of resource required to perform the optimization.
Testing
The certainty to which each die is known good or known good die (KGD) statistics certainly strongly influence assembly yield. Also, assembling multiple parts together becomes the multiplicative result of the yields for each process step involved. Assuming that all die have equal yield certainty and that the yield of each process step is well known, the formula of Equation 3 defines the aggregate assembly yield.
Equation 3: Aggregate Assembly Yield
This information is necessary in order to make absolute yield assessment. However, to simply assess relative differences, the impact of KGD yield and assembly operations was assumed to be constant per a given implementation and therefore was not directly included it in the model. That is, an assembly with n die on a motherboard yields based on the number of die and certainty of goodness per die independent of whether the die is a single-layer die or a multi-layer stack.
The assumption here is that die stacks can be tested as thoroughly as individual die. This factor becomes not just an assumption, but a necessity in terms of yielding die stacks. This emphasizes the importance of testing for yielding a finished assembly and bounds the scaling of the assembly.
From an operations standpoint the same holds. That is, the yield of the operation falls out as a common factor when comparing yields for die size and sorting methods. In this sense the model treats the assembly operations as unity factors. Again for determining absolute yields this is not valid. But the initial assessment of interest in the model was to determine if we could adequately yield assemblies at all. If one can not yield to ideal operations there is no reason to determine assessment of operation yields.
Other Factors
A number of other factors play into the model and could easily be modified. Two of these include wafer size and lot size. Both of these were fixed for all generated data runs. Single nominal fixed-values for each of these terms was deemed sufficient, since Monte Carlo analysis provides good indicators for trends. Larger lot sizes and wafer sizes only support assumptions for design scaling. Wafer size was constrained to 6" based on certain program drivers that dictated a specific 6" process line. Likewise, the lot size was set at 10 wafers based on the same specific process line.
Monte Carlo Analysis and Parameters
As outlined the objective was to create a Monte Carlo analysis based on the parameters and assumptions stated above.
The analysis was performed using a Perl script written specifically for the task. The basic script simply builds a population of wafers based on the input parameters, which follow:
 100 lots of 10 wafers ea for each of 4 stack layers (4000 total wafers per case). The script first builds a database of wafer yield maps, equivalent to what might be generated from testing wafers. All wafer maps are independently and randomly generated for uncorrelated results, representative of production. The wafer map creation does not take into account systematic yield issues such as center to edge wafer gradients, etc. The analysis parameters create 4000 total wafers for each die case. With 8 die sizes and 7 defect densities that equates to 224,000 total wafer maps and 6,356,000 die. This is considered very large for the expected low volume focal plane builds. However, such quantities may be insufficient for other applications.
The script saves the wafer maps in an SQLite database for reuse. All stacking, whether 2, 3, or 4 layers and regardless of sorting method use the same wafer maps for a direct comparison of results. This correlation equates to performing multiple production runs with different processes while using the same pieceparts, thus giving an objective comparison of the processes.
From this database of wafer maps, the script assembles 1,589,000 individual die stacks for each of 2, 3, and 4 layer stacks by each of three stacking methods, ~14.3M total. 
Observations
Before assessing model results a number of checks were made on the database to ensure integrity and serve as a sanity check and validation. For example, Figure 2 shows die yield as a function of die size and defect density that is consistent with Seeds model. Primary interest for the model was to determine value of presorting wafers before assembly. Figure 3 shows Figure 4 pictures a typical example case that shows stack yield is fairly independent of the number of layers. Note, as stated, this assumes ideal assembly operations and ideal KGD yields, which must be taken into account. The point here is the weak impact of die yield with all other factors being equal. Even without assembly process considerations the model determined that a complete baseline assembly would require a minimum of two product lots for each die layer in order to complete 1 focal plane assembly. This factored into economic and planning decisions for the program. [4] A significant finding for the model involved determining minimum necessary processing defect level requirements for the baseline design. At a die size of `20 mm on 6" wafers a defect density of 0.175 defects per cm 2 translates to only 1 successful assembly per lot on average, which does not take into account lot-to-lot variances.
Conclusions
The described Monte Carlo analysis proved useful in determining yields and trades in the fabrication of wafer scale focal plane assemblies. Observations from the model suggest significant value in implementing a straightforward wafer sorting process based on yield in order to increase overall focal plane array. These observations further influenced factors such as baseline design die size and the number of layers of circuit partitioning for ensuring a successful focal plane result.
